The VMM is a custom Application Specific Integrated Circuit (ASIC). It will be used in the frontend readout electronics of both the Micromegas and sTGC detectors of the New Small Wheel upgrade [1] of the ATLAS [2] experiment at LHC at CERN. It is being developed at Brookhaven National Laboratory and fabricated in the 130 nm Global Foundries 8RF-DM process (former IBM 8RF-DM). The 64 channels ASIC has highly configurable parameters and is able to handle signals of opposite polarities and a high range of capacitances while being low noise and low on power consumption. The VMM has four independent data output paths. First is the "precision" (10-bit) amplitude and (effective) 20-bit time stamp read out continuously (250 ns dead-time per channel) or at when a trigger occurs. Second, a serial output called Address in Real Time (ART). This is the address of the channel which had a signal above threshold within the bunch crossing clock. Third, the parallel prompt outputs from all 64 channels in a variety of selectable formats (including a 6-bit ADC). Finally a multiplexed analogue amplitude and timing outputs in which the ASIC provides analogue outputs to be digitised externally. The ASIC has undergone 3 versions. Version 3, was submitted in 2016 in a dedicated run and has all the design features including the deep readout buffer logic and SEU mitigation circuitry for the configuration registers, the state machines, and the FIFO pointers. The device is packaged in a Ball Grid Array with outline dimensions of 21 × 21 mm 2 and is being tested for the last years. Since few bugs already found, a version called VMM3a was submitted in October 2017 addressing them. The VMM3 was tested with Micromegas prototype detectors and performance is reported.
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Description of the VMM3
The VMM is composed of 64 linear front-end channels. A block diagram of one of the identical channels is shown in Figure 1 . Each channel integrates a low-noise charge amplifier (CA) with adaptive feedback, test capacitor. The polarity is adjustable by a common to all channel register. The input MOSFET is a p-channel with gate area of L × W = 180 nm × 10 mm (200 fingers, 50 µm each) biased at a drain current ID = 2 mA; this corresponds to an inversion coefficient IC ≈ 0.22, a transconductance g m ≈ 50 mS, and a gate capacitance C g ≈ 11 pF. The filter (shaper) is a thirdorder (one real pole and two complex conjugate poles) designed in delayed dissipative feedback (DDF) [3] , has adjustable peaking time (25, 50, 100, and 200 ns) and stabilized, band-gap referenced, baseline. The VMM3 was also modified to recover from ∼6 pC within 200 ns . The DDF architecture offers higher analogue dynamic range with a relatively high resolution. The gain is adjustable in eight values (0.5, 1, 3, 4.5, 6, 9, 12, 16 mV/fC). Next to the shapers are the sub-hysteresis discriminators [4] with neighbour enabling logic, and individual threshold trimming, the peak detector, and the time detector. The sub-hysteresis function allows discrimination of pulses smaller than the hysteresis of the comparator circuit. The threshold is adjusted by a global 10-bit Digital to Analogue Converter (DAC) and an individual channel 5-bit trimming DAC. The neighbour channel logic forces the measurements of channels neighbouring a triggered one, even those channels did not exceed the set threshold and extends to two neighbouring chips through bidirectional IO. The peak detector measures the peak amplitude and stores it in an analogue memory. The time detector measures the timing using a time-toamplitude converter (TAC), i.e., a voltage ramp that starts either at threshold crossing or at the time of the peak and stops at a clock cycle of the BC clock. The TAC value is stored in an analogue memory and the ramp duration is adjustable in four values (60 ns, 100 ns, 350 ns, 650 ns). The peak and time detectors are followed by a set of three low-power ADCs (a 6-bit, a 10-bit, and a 8-bit), characterized by a domino architecture [5] but of a new concept. The ASIC includes an adjustable pulse generator connected to the injection capacitor of each channel, adjustable with a global 10-bit DAC, and triggered by an external clock. Finally, the ASIC integrates analogue monitor capability to directly measure the global DACs, the band-gap reference, the temperature sensor, the analogue baseline, the analogue pulse, and the channel threshold (after trimming).
Readout Modes
The ASIC can be readout in a two phase analogue mode, in a continuous simultaneous read/write mode and in the so-called Level-0 mode. It implements other independent data paths like the Address in Real Time 1 (called ART and used in the Micromegas trigger schema) and the direct outputs of all 64 channels in parallel, in one of five selectable formats 2 , used in the sTGC trigger.
In the two phase mode data are registered while the VMM is in acquisition mode and then read out, after the system is switched to the read out mode (mode originally implemented in the VMM1). The set of amplitude and time voltages is made available at the analogue outputs and digitised externally while the address of the channel is serialized and made available at the data output. Acquisition is re-enabled after the readout phase is completed.
In continuous mode the simultaneous read/write of data assures dead-timeless operation that can handle rates up to the maximum of 4 MHz per channel (250 ns digitisation from the 10-bit ADC). In this mode the peak and time detectors convert the voltages into currents that are routed to the 10-bit ADC and 8-bit ADC respectively. The 8-bit ADC provides the conversion of the timing measured using the TAC from the time of the peak or the threshold to a stop signal (CKBC). The bunch crossing counter value at the TAC stop time is latched into a local 12-bit memory, thus providing a total of 20-bit deep time-stamp with a nanosecond resolution. In continuous (digital) mode a total of 38-bits are generated for each event. The event is read out using a token-passing scheme where the token is passed first-come first-serve only among those FIFOs that contain valid events. The data in the FIFOs is thus sequentially multiplexed to the two digital outputs. A timing diagram of this readout mode is shown in the Figure 2 In the Level-0 mode the event processing is done in the same way but the readout is different. Each channel has a Level-0 Selector circuit which is connected to the output of the channel's latency FIFO as shown in Figure 2 (right) . The selector finds events upon an external trigger within a selectable window and copies them to the channel FIFO. The data are available at the output of the two data lines and can be readout at a speed of 640 Mbps (160 MHz clock, effective bandwidth 560 Mbps due to 8b/10b encoding).
Detector Performance with the VMM3
The VMM3 was tested with two 10×10 cm 2 resistive strip micromegas prototypes 3 with 1D readout at CERN. The strip pitch of those detectors is 400 µm and the capacitance is ∼30 pF . They were operated with the drift high voltage at -300 V and an amplification high voltage, applied to the resistive strips, of 545 V while the mesh was kept to the ground. The gas mixture used was Ar+7%CO 2 . The drift gap is 5 mm while the amplification gap is kept at 128 µm above the resistive strip 4 .
The noise 5 of the VMM3 was measured on the monitoring output of the VMM with an oscilloscope while the board was mounted on the detector or being on the bench. The measurement was converted to equivalent noise charge (ENC). Figure 3 shows the noise levels of the VMM3 as a function of the electronics gain (left) and the setup of two micromegas detectors on the testbeam at CERN (right). It should be mentioned that the measured noise is very close to the intrinsic noise of the ASIC. The data collected were analysed in a way that is described in details here [8] . For tracks perpendicular to the detector surface, the centroid method was used requiring the strips to be adjacent, lie in a time window of 150 ns and being at least two of them to for a cluster. The resolution is calculated from the residual distribution by dividing the result with the √ 2 since those detectors are identical. Figure 4 shows the residual distribution obtained with tracks perpendicular to the detector surface, reconstructed with the centroid method (left). The distribution is corrected for alignment and rotation between the two detectors.
Data analysis was also performed with tracks inclined by 30 o with respect to the detector precision coordinate. The tracks were reconstructed with the µTPC method [8] . For the cluster selection, the Hough transform was used to reject noise and three strips were the minimum requirement to form a cluster. Figure 4 shows the distribution of the residuals (resolution quoted is divided by √ 2) for the events reconstructed. The distributions of Figure 4 are fitted with a double-Gaussian function to account for the tails. The performance of the ASIC with the prototype micromegas detectors is as expected. The spatial resolution measured is consistent with earlier measurements performed by different electronics [9] . Further improvements are expected with the new prototype of the ASIC called VMM3a.
